

Beckham Lin

林溶徐

+886 918 613 180

rhlin0605@gmail.com

beckham.lin@asml.com



SKILLS

- **Language** : TOEIC: 850
- **Firmware** : Xilinx FPGA 3S400,3S5000, Microchip PIC18F, Arduino, CYPRESS F320 USB
- **Software** : C, C#, VB, MATLAB, LabVIEW, Excel VBA, Altium Designer DXP
- **Hardware** : PCB Layout, Motor control, Power design, Relay, ADC,DAC

INTERESTS

- Jogging.
- Investigating the body Acupoint and Meridian.
- Backpacker for more than 20 countries.

EDUCATION

National Taiwan University of Science and Technology (2010.9-2012.7)

- MS in Electrical Engineering, presenting in the IEEE international conference

Czech Technical University In Prague, Prague, Czech Republic (2012.2-2012.7)

- Exchange student to Faculty of Electrical Engineering, Foreign Affair scholarship

National Taipei University of Technology (2006.9-2010.6)

- BS in Electrical Engineering, Excellent Award of College Special Projects Exhibition(金手獎)

EXPERIENCE

ASML System Installation Engineer (2015.12-Present)

- **Senior Engineer**, World-wide support for validate advanced high precision scanner(DUV N7,N5) for the world leading customer, such as Intel, TSMC, Samsung. Skills cover including the lithography system architecture, familiar with the optical sensor, alignment and metrology analysis in the wafer production.
- **Programming ability** : Leading a VBA improvement project, building up the Marco for using the efficient way to analysis the facility and machine CT parameters. Having the programming background to assist the department and team to work more efficiency.

National Chung-Shan Institute of Science & Technology

Firmware Engineer (2012.10-2015.12)

- **FPGA design with Xilinx FPGA 3S 400(VHDL code):**
 - FIFO(16Kx2): Cy68013 write data into FIFO and sent the interrupt when the written done. And control the buffer to reach bio-direction data usage
 - CK1355(serial transmission):Rx0_Module/Tx0_Module
 - State Machine, State: Idle, Self_Reset, others
 - Delay Circuit: system using 32MHz, pulse width:125ns, frequency divider
 - Decoder with CPLD(8 ports for data, 4 ports for address, 1 port for Strobe)
- **USB interface with Cypress CY68013(C code):**
 - Win-driver: Read/Write to Pipe, Clear, File to Pipe
 - Display via 16X2 LCD displayer
 - Commands enter by the Scanning circuit
- **Function validation**, using ModelSim to simulate signal and check the output time sequence, also send the command via the Borland C++ and valid output signal by Oscilloscope.
 - Zynq-7000 SoC developer board and share the info to the colleague.

Project Experience:

- Applying 28bits High resolution Captative IC to reach the intelligence vehicle rear door control